A Crash Course in Modern Hardware

Courtesy Linux Today  Sat, 01/16/2010 - 02:03

InfoQ: "In this presentation from the JVM Languages Summit 2009, Cliff Click discusses the Von Neumann architecture, CISC vs RISC, the rise of multicore, Instruction-Level Parallelism (ILP), pipelining, out-of-order dispatch, static vs dynamic ILP, performance impact of cache misses, memory performance, memory vs CPU caching, examples of memory/CPU cache interaction, and tips for improving performance."

Tags:

 

More related items

The death of CPU scaling: From one core to many —...
It’s been nearly eight years since Intel canceled Tejas and announced its plans for a new multi-core architecture. The press wasted little time in declaring conventional CPU scaling...

Firefox 7 Is Here: Will It Stop Hogging Memory & Let...

A Video Interview With Ruby’s Creator, Matz
Ruby's creator and benevolent dictator Yukihiro "Matz" Matsumoto has done a video interview for InfoQ at the QCon enterprise software development conference. You can watch the video on...


 

Post new comment

The content of this field is kept private and will not be shown publicly.
computer-internet.marc8.com